FPGA/ASIC Design Engineer – TS/SCI w/ FS Poly Clearance Required

Spread the love
Back to JobsApply Now

Secure Hardware Design Engineer

Our company is seeking a Secure Hardware Design Engineer to join our team at Fort George G Meade, MD. This position requires a customer-focused individual who can work well in a mission-oriented environment. The ideal candidate should be a self-starter, have strong communication skills, and be comfortable collaborating with multiple teams throughout the design process.
We are currently looking for FPGA design engineers with expertise in FPGA or ASIC design, development, and verification using SystemVerilog, Verilog, or VHDL. The design engineer will collaborate closely with software and system engineers to conceptualize, document, design, code, verify, and debug ASIC, FPGA, and embedded firmware designs. The successful candidate should be adaptable, motivated, customer-oriented, capable of leading a small team, and willing to mentor others while also learning new technologies.
  • Must have an active TS/SCI Clearance with Full-Scope Polygraph (FSP)
  • Experience in VHDL RTL Coding (design and/or analysis of digital circuits)
  • Experience in FPGA Design, synthesis, and P&R tools (e.g., Vivado, Quartus)
  • Experience in Verilog/System and Verilog test bench development
  • Experience in working with Linux/Windows OS
  • Knowledge of design simulation tools (Mentor, Cadence, Synopsys – one or more)
  • Strong oral and written communication skills
  • Position is onsite at Fort Meade, MD
Your Profile:
  • Experience in Verilog RTL Coding
  • Experience in ASIC/FPGA front-end design and architecture of cryptographic systems
  • Experience using soft/hard IP cores in FPGAs/ASICs (e.g., Zynq, Microblaze, RISC processors, memories, flash/NVM)
  • Experience in Reverse Engineering of digital designs from various levels of abstraction (e.g., images of deprocessed hardware, GDS2 data, netlists, etc.)
  • Knowledge of ASIC implementation methods/tools (synthesis, physical layout – Cadence/Synopsys)
  • Understanding of formal verification tools
  • Knowledge of semiconductor manufacturing processes
  • Proficiency in C/C++, Python, Perl, or scripting
  • Multiple openings for Junior, Senior, Principal, and Sr. Principal Engineers
  • Minimum three (3) years of experience as a Design Engineer in integrated circuit or microelectronic component design or reverse engineering
  • Bachelor’s degree in Electrical Engineering or Computer Engineering from an accredited college or university
  • Five (5) years of additional hardware design engineering experience may be substituted for a bachelor’s degree
About Us:
Our company is a local small business specializing in delivering high-end engineering products and services to our customers. Our team consists of talented individuals with diverse skills and expertise in hardware, software, and system engineering. We thrive on solving complex technical challenges for our customers and are detail-oriented, customer-focused, and accustomed to working in a dynamic and productive team environment.
We offer a long-term employment opportunity that is mutually beneficial. We value employees who are eager to learn and contribute their talents to multiple projects. Our close collaboration with customers enables us to deliver timely and incremental solutions. As an employer, we provide a great work environment and culture, competitive compensation, and excellent benefits. Our benefits package includes employer-paid medical, dental, and vision insurance, 25 days of paid time off, 10 government holidays, a generous 401K plan (with 6% employer contribution and 9% profit sharing), and flexible work schedule and comp time policies.
Our company is an Equal Opportunity/Affirmative Action Employer. We welcome and encourage applications from individuals of all backgrounds and experiences. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, disability, or protected status.

Max. file size: 300 MB.

Leave a Reply